This website requires JavaScript.
Explore
Help
Sign In
vleeuwenmenno
/
Ryujinx
Watch
1
Star
0
Fork
0
You've already forked Ryujinx
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
961b49e9230b0206cb4c2024e3313d2de951d246
Ryujinx
/
ARMeilleure
History
LDj3SNuD
961b49e923
CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & Fcvtn_V Instructions. Switch to .NET 5.0.
...
Nits. Tests performed successfully in both debug and release mode (for all instructions involved).
2020-10-30 05:23:25 +01:00
..
CodeGen
CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & Fcvtn_V Instructions. Switch to .NET 5.0.
2020-10-30 05:23:25 +01:00
Common
CodeGen Optimisations (LSRA and Translator) (
#978
)
2020-03-18 22:44:32 +11:00
Decoders
Get rid of Reflection.Emit dependency on CPU and Shader projects (
#1626
)
2020-10-21 09:13:44 -03:00
Diagnostics
Implement block placement (
#1549
)
2020-09-19 20:00:24 -03:00
Instructions
CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & Fcvtn_V Instructions. Switch to .NET 5.0.
2020-10-30 05:23:25 +01:00
IntermediateRepresentation
CPU (A64): Add FP16/FP32 fast paths (F16C Intrinsics) for Fcvt_S, Fcvtl_V & Fcvtn_V Instructions. Switch to .NET 5.0.
2020-10-30 05:23:25 +01:00
Memory
Memory Read/Write Tracking using Region Handles (
#1272
)
2020-10-16 17:18:35 -03:00
State
Amadeus: Final Act (
#1481
)
2020-08-17 22:49:37 -03:00
Translation
net5.0
2020-10-28 02:28:23 +01:00
ARMeilleure.csproj
net5.0
2020-10-28 02:28:23 +01:00
Optimizations.cs
net5.0
2020-10-28 02:28:23 +01:00
Statistics.cs
Suppress warnings from fields never used or never assigned (CS0169 and CS0649) (
#919
)
2020-04-21 07:59:59 +10:00